|
#define | EEFC_FMR_FRDY (0x1u << 0) |
| (EEFC_FMR) Ready Interrupt Enable
|
|
#define | EEFC_FMR_FWS_Pos 8 |
|
#define | EEFC_FMR_FWS_Msk (0xfu << EEFC_FMR_FWS_Pos) |
| (EEFC_FMR) Flash Wait State
|
|
#define | EEFC_FMR_FWS(value) ((EEFC_FMR_FWS_Msk & ((value) << EEFC_FMR_FWS_Pos))) |
|
#define | EEFC_FMR_SCOD (0x1u << 16) |
| (EEFC_FMR) Sequential Code Optimization Disable
|
|
#define | EEFC_FMR_FAM (0x1u << 24) |
| (EEFC_FMR) Flash Access Mode
|
|
#define | EEFC_FCR_FCMD_Pos 0 |
|
#define | EEFC_FCR_FCMD_Msk (0xffu << EEFC_FCR_FCMD_Pos) |
| (EEFC_FCR) Flash Command
|
|
#define | EEFC_FCR_FCMD(value) ((EEFC_FCR_FCMD_Msk & ((value) << EEFC_FCR_FCMD_Pos))) |
|
#define | EEFC_FCR_FARG_Pos 8 |
|
#define | EEFC_FCR_FARG_Msk (0xffffu << EEFC_FCR_FARG_Pos) |
| (EEFC_FCR) Flash Command Argument
|
|
#define | EEFC_FCR_FARG(value) ((EEFC_FCR_FARG_Msk & ((value) << EEFC_FCR_FARG_Pos))) |
|
#define | EEFC_FCR_FKEY_Pos 24 |
|
#define | EEFC_FCR_FKEY_Msk (0xffu << EEFC_FCR_FKEY_Pos) |
| (EEFC_FCR) Flash Writing Protection Key
|
|
#define | EEFC_FCR_FKEY(value) ((EEFC_FCR_FKEY_Msk & ((value) << EEFC_FCR_FKEY_Pos))) |
|
#define | EEFC_FSR_FRDY (0x1u << 0) |
| (EEFC_FSR) Flash Ready Status
|
|
#define | EEFC_FSR_FCMDE (0x1u << 1) |
| (EEFC_FSR) Flash Command Error Status
|
|
#define | EEFC_FSR_FLOCKE (0x1u << 2) |
| (EEFC_FSR) Flash Lock Error Status
|
|
#define | EEFC_FRR_FVALUE_Pos 0 |
|
#define | EEFC_FRR_FVALUE_Msk (0xffffffffu << EEFC_FRR_FVALUE_Pos) |
| (EEFC_FRR) Flash Result Value
|
|
SOFTWARE API DEFINITION FOR Embedded Flash Controller