|
#define | RSTC_CR_PROCRST (0x1u << 0) |
| (RSTC_CR) Processor Reset
|
|
#define | RSTC_CR_PERRST (0x1u << 2) |
| (RSTC_CR) Peripheral Reset
|
|
#define | RSTC_CR_EXTRST (0x1u << 3) |
| (RSTC_CR) External Reset
|
|
#define | RSTC_CR_KEY_Pos 24 |
|
#define | RSTC_CR_KEY_Msk (0xffu << RSTC_CR_KEY_Pos) |
| (RSTC_CR) System Reset Key
|
|
#define | RSTC_CR_KEY(value) ((RSTC_CR_KEY_Msk & ((value) << RSTC_CR_KEY_Pos))) |
|
#define | RSTC_SR_URSTS (0x1u << 0) |
| (RSTC_SR) User Reset Status
|
|
#define | RSTC_SR_RSTTYP_Pos 8 |
|
#define | RSTC_SR_RSTTYP_Msk (0x7u << RSTC_SR_RSTTYP_Pos) |
| (RSTC_SR) Reset Type
|
|
#define | RSTC_SR_NRSTL (0x1u << 16) |
| (RSTC_SR) NRST Pin Level
|
|
#define | RSTC_SR_SRCMP (0x1u << 17) |
| (RSTC_SR) Software Reset Command in Progress
|
|
#define | RSTC_MR_URSTEN (0x1u << 0) |
| (RSTC_MR) User Reset Enable
|
|
#define | RSTC_MR_URSTIEN (0x1u << 4) |
| (RSTC_MR) User Reset Interrupt Enable
|
|
#define | RSTC_MR_ERSTL_Pos 8 |
|
#define | RSTC_MR_ERSTL_Msk (0xfu << RSTC_MR_ERSTL_Pos) |
| (RSTC_MR) External Reset Length
|
|
#define | RSTC_MR_ERSTL(value) ((RSTC_MR_ERSTL_Msk & ((value) << RSTC_MR_ERSTL_Pos))) |
|
#define | RSTC_MR_KEY_Pos 24 |
|
#define | RSTC_MR_KEY_Msk (0xffu << RSTC_MR_KEY_Pos) |
| (RSTC_MR) Password
|
|
#define | RSTC_MR_KEY(value) ((RSTC_MR_KEY_Msk & ((value) << RSTC_MR_KEY_Pos))) |
|
SOFTWARE API DEFINITION FOR Reset Controller