component_pwm.h

/* ----------------------------------------------------------------------------
 *         SAM Software Package License
 * ----------------------------------------------------------------------------
 * Copyright (c) 2012, Atmel Corporation
 *
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following condition is met:
 *
 * - Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the disclaimer below.
 *
 * Atmel's name may not be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 * ----------------------------------------------------------------------------
 */

#ifndef _SAM3U_PWM_COMPONENT_
#define _SAM3U_PWM_COMPONENT_

/* ============================================================================= */
/* ============================================================================= */

#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))

typedef struct {
  RwReg      PWM_CMR;       
  RwReg      PWM_CDTY;      
  RwReg      PWM_CDTYUPD;   
  RwReg      PWM_CPRD;      
  RwReg      PWM_CPRDUPD;   
  RwReg      PWM_CCNT;      
  RwReg      PWM_DT;        
  RwReg      PWM_DTUPD;     
} PwmCh_num;
typedef struct {
  RwReg      PWM_CMPV;      
  RwReg      PWM_CMPVUPD;   
  RwReg      PWM_CMPM;      
  RwReg      PWM_CMPMUPD;   
} PwmCmp;
#define PWMCMP_NUMBER 8
#define PWMCH_NUM_NUMBER 4
typedef struct {
  RwReg      PWM_CLK;       
  WoReg      PWM_ENA;       
  WoReg      PWM_DIS;       
  RoReg      PWM_SR;        
  WoReg      PWM_IER1;      
  WoReg      PWM_IDR1;      
  RoReg      PWM_IMR1;      
  RoReg      PWM_ISR1;      
  RwReg      PWM_SCM;       
  RoReg      Reserved1[1];
  RwReg      PWM_SCUC;      
  RwReg      PWM_SCUP;      
  WoReg      PWM_SCUPUPD;   
  WoReg      PWM_IER2;      
  WoReg      PWM_IDR2;      
  RoReg      PWM_IMR2;      
  RoReg      PWM_ISR2;      
  RwReg      PWM_OOV;       
  RwReg      PWM_OS;        
  WoReg      PWM_OSS;       
  WoReg      PWM_OSC;       
  WoReg      PWM_OSSUPD;    
  WoReg      PWM_OSCUPD;    
  RwReg      PWM_FMR;       
  RoReg      PWM_FSR;       
  WoReg      PWM_FCR;       
  RwReg      PWM_FPV;       
  RwReg      PWM_FPE;       
  RoReg      Reserved2[3];
  RwReg      PWM_ELMR[2];   
  RoReg      Reserved3[24];
  WoReg      PWM_WPCR;      
  RoReg      PWM_WPSR;      
  RoReg      Reserved4[7];
  RwReg      PWM_TPR;       
  RwReg      PWM_TCR;       
  RoReg      Reserved5[2];
  RwReg      PWM_TNPR;      
  RwReg      PWM_TNCR;      
  WoReg      PWM_PTCR;      
  RoReg      PWM_PTSR;      
  RoReg      Reserved6[2];
  PwmCmp     PWM_CMP[PWMCMP_NUMBER]; 
  RoReg      Reserved7[20];
  PwmCh_num  PWM_CH_NUM[PWMCH_NUM_NUMBER]; 
} Pwm;
#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- PWM_CLK : (PWM Offset: 0x00) PWM Clock Register -------- */
#define PWM_CLK_DIVA_Pos 0
#define PWM_CLK_DIVA_Msk (0xffu << PWM_CLK_DIVA_Pos) 
#define PWM_CLK_DIVA(value) ((PWM_CLK_DIVA_Msk & ((value) << PWM_CLK_DIVA_Pos)))
#define PWM_CLK_PREA_Pos 8
#define PWM_CLK_PREA_Msk (0xfu << PWM_CLK_PREA_Pos) 
#define PWM_CLK_PREA(value) ((PWM_CLK_PREA_Msk & ((value) << PWM_CLK_PREA_Pos)))
#define PWM_CLK_DIVB_Pos 16
#define PWM_CLK_DIVB_Msk (0xffu << PWM_CLK_DIVB_Pos) 
#define PWM_CLK_DIVB(value) ((PWM_CLK_DIVB_Msk & ((value) << PWM_CLK_DIVB_Pos)))
#define PWM_CLK_PREB_Pos 24
#define PWM_CLK_PREB_Msk (0xfu << PWM_CLK_PREB_Pos) 
#define PWM_CLK_PREB(value) ((PWM_CLK_PREB_Msk & ((value) << PWM_CLK_PREB_Pos)))
/* -------- PWM_ENA : (PWM Offset: 0x04) PWM Enable Register -------- */
#define PWM_ENA_CHID0 (0x1u << 0) 
#define PWM_ENA_CHID1 (0x1u << 1) 
#define PWM_ENA_CHID2 (0x1u << 2) 
#define PWM_ENA_CHID3 (0x1u << 3) 
/* -------- PWM_DIS : (PWM Offset: 0x08) PWM Disable Register -------- */
#define PWM_DIS_CHID0 (0x1u << 0) 
#define PWM_DIS_CHID1 (0x1u << 1) 
#define PWM_DIS_CHID2 (0x1u << 2) 
#define PWM_DIS_CHID3 (0x1u << 3) 
/* -------- PWM_SR : (PWM Offset: 0x0C) PWM Status Register -------- */
#define PWM_SR_CHID0 (0x1u << 0) 
#define PWM_SR_CHID1 (0x1u << 1) 
#define PWM_SR_CHID2 (0x1u << 2) 
#define PWM_SR_CHID3 (0x1u << 3) 
/* -------- PWM_IER1 : (PWM Offset: 0x10) PWM Interrupt Enable Register 1 -------- */
#define PWM_IER1_CHID0 (0x1u << 0) 
#define PWM_IER1_CHID1 (0x1u << 1) 
#define PWM_IER1_CHID2 (0x1u << 2) 
#define PWM_IER1_CHID3 (0x1u << 3) 
#define PWM_IER1_FCHID0 (0x1u << 16) 
#define PWM_IER1_FCHID1 (0x1u << 17) 
#define PWM_IER1_FCHID2 (0x1u << 18) 
#define PWM_IER1_FCHID3 (0x1u << 19) 
/* -------- PWM_IDR1 : (PWM Offset: 0x14) PWM Interrupt Disable Register 1 -------- */
#define PWM_IDR1_CHID0 (0x1u << 0) 
#define PWM_IDR1_CHID1 (0x1u << 1) 
#define PWM_IDR1_CHID2 (0x1u << 2) 
#define PWM_IDR1_CHID3 (0x1u << 3) 
#define PWM_IDR1_FCHID0 (0x1u << 16) 
#define PWM_IDR1_FCHID1 (0x1u << 17) 
#define PWM_IDR1_FCHID2 (0x1u << 18) 
#define PWM_IDR1_FCHID3 (0x1u << 19) 
/* -------- PWM_IMR1 : (PWM Offset: 0x18) PWM Interrupt Mask Register 1 -------- */
#define PWM_IMR1_CHID0 (0x1u << 0) 
#define PWM_IMR1_CHID1 (0x1u << 1) 
#define PWM_IMR1_CHID2 (0x1u << 2) 
#define PWM_IMR1_CHID3 (0x1u << 3) 
#define PWM_IMR1_FCHID0 (0x1u << 16) 
#define PWM_IMR1_FCHID1 (0x1u << 17) 
#define PWM_IMR1_FCHID2 (0x1u << 18) 
#define PWM_IMR1_FCHID3 (0x1u << 19) 
/* -------- PWM_ISR1 : (PWM Offset: 0x1C) PWM Interrupt Status Register 1 -------- */
#define PWM_ISR1_CHID0 (0x1u << 0) 
#define PWM_ISR1_CHID1 (0x1u << 1) 
#define PWM_ISR1_CHID2 (0x1u << 2) 
#define PWM_ISR1_CHID3 (0x1u << 3) 
#define PWM_ISR1_FCHID0 (0x1u << 16) 
#define PWM_ISR1_FCHID1 (0x1u << 17) 
#define PWM_ISR1_FCHID2 (0x1u << 18) 
#define PWM_ISR1_FCHID3 (0x1u << 19) 
/* -------- PWM_SCM : (PWM Offset: 0x20) PWM Sync Channels Mode Register -------- */
#define PWM_SCM_SYNC0 (0x1u << 0) 
#define PWM_SCM_SYNC1 (0x1u << 1) 
#define PWM_SCM_SYNC2 (0x1u << 2) 
#define PWM_SCM_SYNC3 (0x1u << 3) 
#define PWM_SCM_UPDM_Pos 16
#define PWM_SCM_UPDM_Msk (0x3u << PWM_SCM_UPDM_Pos) 
#define   PWM_SCM_UPDM_MODE0 (0x0u << 16) 
#define   PWM_SCM_UPDM_MODE1 (0x1u << 16) 
#define   PWM_SCM_UPDM_MODE2 (0x2u << 16) 
#define PWM_SCM_PTRM (0x1u << 20) 
#define PWM_SCM_PTRCS_Pos 21
#define PWM_SCM_PTRCS_Msk (0x7u << PWM_SCM_PTRCS_Pos) 
#define PWM_SCM_PTRCS(value) ((PWM_SCM_PTRCS_Msk & ((value) << PWM_SCM_PTRCS_Pos)))
/* -------- PWM_SCUC : (PWM Offset: 0x28) PWM Sync Channels Update Control Register -------- */
#define PWM_SCUC_UPDULOCK (0x1u << 0) 
/* -------- PWM_SCUP : (PWM Offset: 0x2C) PWM Sync Channels Update Period Register -------- */
#define PWM_SCUP_UPR_Pos 0
#define PWM_SCUP_UPR_Msk (0xfu << PWM_SCUP_UPR_Pos) 
#define PWM_SCUP_UPR(value) ((PWM_SCUP_UPR_Msk & ((value) << PWM_SCUP_UPR_Pos)))
#define PWM_SCUP_UPRCNT_Pos 4
#define PWM_SCUP_UPRCNT_Msk (0xfu << PWM_SCUP_UPRCNT_Pos) 
#define PWM_SCUP_UPRCNT(value) ((PWM_SCUP_UPRCNT_Msk & ((value) << PWM_SCUP_UPRCNT_Pos)))
/* -------- PWM_SCUPUPD : (PWM Offset: 0x30) PWM Sync Channels Update Period Update Register -------- */
#define PWM_SCUPUPD_UPRUPD_Pos 0
#define PWM_SCUPUPD_UPRUPD_Msk (0xfu << PWM_SCUPUPD_UPRUPD_Pos) 
#define PWM_SCUPUPD_UPRUPD(value) ((PWM_SCUPUPD_UPRUPD_Msk & ((value) << PWM_SCUPUPD_UPRUPD_Pos)))
/* -------- PWM_IER2 : (PWM Offset: 0x34) PWM Interrupt Enable Register 2 -------- */
#define PWM_IER2_WRDY (0x1u << 0) 
#define PWM_IER2_ENDTX (0x1u << 1) 
#define PWM_IER2_TXBUFE (0x1u << 2) 
#define PWM_IER2_UNRE (0x1u << 3) 
#define PWM_IER2_CMPM0 (0x1u << 8) 
#define PWM_IER2_CMPM1 (0x1u << 9) 
#define PWM_IER2_CMPM2 (0x1u << 10) 
#define PWM_IER2_CMPM3 (0x1u << 11) 
#define PWM_IER2_CMPM4 (0x1u << 12) 
#define PWM_IER2_CMPM5 (0x1u << 13) 
#define PWM_IER2_CMPM6 (0x1u << 14) 
#define PWM_IER2_CMPM7 (0x1u << 15) 
#define PWM_IER2_CMPU0 (0x1u << 16) 
#define PWM_IER2_CMPU1 (0x1u << 17) 
#define PWM_IER2_CMPU2 (0x1u << 18) 
#define PWM_IER2_CMPU3 (0x1u << 19) 
#define PWM_IER2_CMPU4 (0x1u << 20) 
#define PWM_IER2_CMPU5 (0x1u << 21) 
#define PWM_IER2_CMPU6 (0x1u << 22) 
#define PWM_IER2_CMPU7 (0x1u << 23) 
/* -------- PWM_IDR2 : (PWM Offset: 0x38) PWM Interrupt Disable Register 2 -------- */
#define PWM_IDR2_WRDY (0x1u << 0) 
#define PWM_IDR2_ENDTX (0x1u << 1) 
#define PWM_IDR2_TXBUFE (0x1u << 2) 
#define PWM_IDR2_UNRE (0x1u << 3) 
#define PWM_IDR2_CMPM0 (0x1u << 8) 
#define PWM_IDR2_CMPM1 (0x1u << 9) 
#define PWM_IDR2_CMPM2 (0x1u << 10) 
#define PWM_IDR2_CMPM3 (0x1u << 11) 
#define PWM_IDR2_CMPM4 (0x1u << 12) 
#define PWM_IDR2_CMPM5 (0x1u << 13) 
#define PWM_IDR2_CMPM6 (0x1u << 14) 
#define PWM_IDR2_CMPM7 (0x1u << 15) 
#define PWM_IDR2_CMPU0 (0x1u << 16) 
#define PWM_IDR2_CMPU1 (0x1u << 17) 
#define PWM_IDR2_CMPU2 (0x1u << 18) 
#define PWM_IDR2_CMPU3 (0x1u << 19) 
#define PWM_IDR2_CMPU4 (0x1u << 20) 
#define PWM_IDR2_CMPU5 (0x1u << 21) 
#define PWM_IDR2_CMPU6 (0x1u << 22) 
#define PWM_IDR2_CMPU7 (0x1u << 23) 
/* -------- PWM_IMR2 : (PWM Offset: 0x3C) PWM Interrupt Mask Register 2 -------- */
#define PWM_IMR2_WRDY (0x1u << 0) 
#define PWM_IMR2_ENDTX (0x1u << 1) 
#define PWM_IMR2_TXBUFE (0x1u << 2) 
#define PWM_IMR2_UNRE (0x1u << 3) 
#define PWM_IMR2_CMPM0 (0x1u << 8) 
#define PWM_IMR2_CMPM1 (0x1u << 9) 
#define PWM_IMR2_CMPM2 (0x1u << 10) 
#define PWM_IMR2_CMPM3 (0x1u << 11) 
#define PWM_IMR2_CMPM4 (0x1u << 12) 
#define PWM_IMR2_CMPM5 (0x1u << 13) 
#define PWM_IMR2_CMPM6 (0x1u << 14) 
#define PWM_IMR2_CMPM7 (0x1u << 15) 
#define PWM_IMR2_CMPU0 (0x1u << 16) 
#define PWM_IMR2_CMPU1 (0x1u << 17) 
#define PWM_IMR2_CMPU2 (0x1u << 18) 
#define PWM_IMR2_CMPU3 (0x1u << 19) 
#define PWM_IMR2_CMPU4 (0x1u << 20) 
#define PWM_IMR2_CMPU5 (0x1u << 21) 
#define PWM_IMR2_CMPU6 (0x1u << 22) 
#define PWM_IMR2_CMPU7 (0x1u << 23) 
/* -------- PWM_ISR2 : (PWM Offset: 0x40) PWM Interrupt Status Register 2 -------- */
#define PWM_ISR2_WRDY (0x1u << 0) 
#define PWM_ISR2_ENDTX (0x1u << 1) 
#define PWM_ISR2_TXBUFE (0x1u << 2) 
#define PWM_ISR2_UNRE (0x1u << 3) 
#define PWM_ISR2_CMPM0 (0x1u << 8) 
#define PWM_ISR2_CMPM1 (0x1u << 9) 
#define PWM_ISR2_CMPM2 (0x1u << 10) 
#define PWM_ISR2_CMPM3 (0x1u << 11) 
#define PWM_ISR2_CMPM4 (0x1u << 12) 
#define PWM_ISR2_CMPM5 (0x1u << 13) 
#define PWM_ISR2_CMPM6 (0x1u << 14) 
#define PWM_ISR2_CMPM7 (0x1u << 15) 
#define PWM_ISR2_CMPU0 (0x1u << 16) 
#define PWM_ISR2_CMPU1 (0x1u << 17) 
#define PWM_ISR2_CMPU2 (0x1u << 18) 
#define PWM_ISR2_CMPU3 (0x1u << 19) 
#define PWM_ISR2_CMPU4 (0x1u << 20) 
#define PWM_ISR2_CMPU5 (0x1u << 21) 
#define PWM_ISR2_CMPU6 (0x1u << 22) 
#define PWM_ISR2_CMPU7 (0x1u << 23) 
/* -------- PWM_OOV : (PWM Offset: 0x44) PWM Output Override Value Register -------- */
#define PWM_OOV_OOVH0 (0x1u << 0) 
#define PWM_OOV_OOVH1 (0x1u << 1) 
#define PWM_OOV_OOVH2 (0x1u << 2) 
#define PWM_OOV_OOVH3 (0x1u << 3) 
#define PWM_OOV_OOVL0 (0x1u << 16) 
#define PWM_OOV_OOVL1 (0x1u << 17) 
#define PWM_OOV_OOVL2 (0x1u << 18) 
#define PWM_OOV_OOVL3 (0x1u << 19) 
/* -------- PWM_OS : (PWM Offset: 0x48) PWM Output Selection Register -------- */
#define PWM_OS_OSH0 (0x1u << 0) 
#define PWM_OS_OSH1 (0x1u << 1) 
#define PWM_OS_OSH2 (0x1u << 2) 
#define PWM_OS_OSH3 (0x1u << 3) 
#define PWM_OS_OSL0 (0x1u << 16) 
#define PWM_OS_OSL1 (0x1u << 17) 
#define PWM_OS_OSL2 (0x1u << 18) 
#define PWM_OS_OSL3 (0x1u << 19) 
/* -------- PWM_OSS : (PWM Offset: 0x4C) PWM Output Selection Set Register -------- */
#define PWM_OSS_OSSH0 (0x1u << 0) 
#define PWM_OSS_OSSH1 (0x1u << 1) 
#define PWM_OSS_OSSH2 (0x1u << 2) 
#define PWM_OSS_OSSH3 (0x1u << 3) 
#define PWM_OSS_OSSL0 (0x1u << 16) 
#define PWM_OSS_OSSL1 (0x1u << 17) 
#define PWM_OSS_OSSL2 (0x1u << 18) 
#define PWM_OSS_OSSL3 (0x1u << 19) 
/* -------- PWM_OSC : (PWM Offset: 0x50) PWM Output Selection Clear Register -------- */
#define PWM_OSC_OSCH0 (0x1u << 0) 
#define PWM_OSC_OSCH1 (0x1u << 1) 
#define PWM_OSC_OSCH2 (0x1u << 2) 
#define PWM_OSC_OSCH3 (0x1u << 3) 
#define PWM_OSC_OSCL0 (0x1u << 16) 
#define PWM_OSC_OSCL1 (0x1u << 17) 
#define PWM_OSC_OSCL2 (0x1u << 18) 
#define PWM_OSC_OSCL3 (0x1u << 19) 
/* -------- PWM_OSSUPD : (PWM Offset: 0x54) PWM Output Selection Set Update Register -------- */
#define PWM_OSSUPD_OSSUPH0 (0x1u << 0) 
#define PWM_OSSUPD_OSSUPH1 (0x1u << 1) 
#define PWM_OSSUPD_OSSUPH2 (0x1u << 2) 
#define PWM_OSSUPD_OSSUPH3 (0x1u << 3) 
#define PWM_OSSUPD_OSSUPL0 (0x1u << 16) 
#define PWM_OSSUPD_OSSUPL1 (0x1u << 17) 
#define PWM_OSSUPD_OSSUPL2 (0x1u << 18) 
#define PWM_OSSUPD_OSSUPL3 (0x1u << 19) 
/* -------- PWM_OSCUPD : (PWM Offset: 0x58) PWM Output Selection Clear Update Register -------- */
#define PWM_OSCUPD_OSCUPH0 (0x1u << 0) 
#define PWM_OSCUPD_OSCUPH1 (0x1u << 1) 
#define PWM_OSCUPD_OSCUPH2 (0x1u << 2) 
#define PWM_OSCUPD_OSCUPH3 (0x1u << 3) 
#define PWM_OSCUPD_OSCUPL0 (0x1u << 16) 
#define PWM_OSCUPD_OSCUPL1 (0x1u << 17) 
#define PWM_OSCUPD_OSCUPL2 (0x1u << 18) 
#define PWM_OSCUPD_OSCUPL3 (0x1u << 19) 
/* -------- PWM_FMR : (PWM Offset: 0x5C) PWM Fault Mode Register -------- */
#define PWM_FMR_FPOL_Pos 0
#define PWM_FMR_FPOL_Msk (0xffu << PWM_FMR_FPOL_Pos) 
#define PWM_FMR_FPOL(value) ((PWM_FMR_FPOL_Msk & ((value) << PWM_FMR_FPOL_Pos)))
#define PWM_FMR_FMOD_Pos 8
#define PWM_FMR_FMOD_Msk (0xffu << PWM_FMR_FMOD_Pos) 
#define PWM_FMR_FMOD(value) ((PWM_FMR_FMOD_Msk & ((value) << PWM_FMR_FMOD_Pos)))
#define PWM_FMR_FFIL_Pos 16
#define PWM_FMR_FFIL_Msk (0xffu << PWM_FMR_FFIL_Pos) 
#define PWM_FMR_FFIL(value) ((PWM_FMR_FFIL_Msk & ((value) << PWM_FMR_FFIL_Pos)))
/* -------- PWM_FSR : (PWM Offset: 0x60) PWM Fault Status Register -------- */
#define PWM_FSR_FIV_Pos 0
#define PWM_FSR_FIV_Msk (0xffu << PWM_FSR_FIV_Pos) 
#define PWM_FSR_FS_Pos 8
#define PWM_FSR_FS_Msk (0xffu << PWM_FSR_FS_Pos) 
/* -------- PWM_FCR : (PWM Offset: 0x64) PWM Fault Clear Register -------- */
#define PWM_FCR_FCLR_Pos 0
#define PWM_FCR_FCLR_Msk (0xffu << PWM_FCR_FCLR_Pos) 
#define PWM_FCR_FCLR(value) ((PWM_FCR_FCLR_Msk & ((value) << PWM_FCR_FCLR_Pos)))
/* -------- PWM_FPV : (PWM Offset: 0x68) PWM Fault Protection Value Register -------- */
#define PWM_FPV_FPVH0 (0x1u << 0) 
#define PWM_FPV_FPVH1 (0x1u << 1) 
#define PWM_FPV_FPVH2 (0x1u << 2) 
#define PWM_FPV_FPVH3 (0x1u << 3) 
#define PWM_FPV_FPVL0 (0x1u << 16) 
#define PWM_FPV_FPVL1 (0x1u << 17) 
#define PWM_FPV_FPVL2 (0x1u << 18) 
#define PWM_FPV_FPVL3 (0x1u << 19) 
/* -------- PWM_FPE : (PWM Offset: 0x6C) PWM Fault Protection Enable Register -------- */
#define PWM_FPE_FPE0_Pos 0
#define PWM_FPE_FPE0_Msk (0xffu << PWM_FPE_FPE0_Pos) 
#define PWM_FPE_FPE0(value) ((PWM_FPE_FPE0_Msk & ((value) << PWM_FPE_FPE0_Pos)))
#define PWM_FPE_FPE1_Pos 8
#define PWM_FPE_FPE1_Msk (0xffu << PWM_FPE_FPE1_Pos) 
#define PWM_FPE_FPE1(value) ((PWM_FPE_FPE1_Msk & ((value) << PWM_FPE_FPE1_Pos)))
#define PWM_FPE_FPE2_Pos 16
#define PWM_FPE_FPE2_Msk (0xffu << PWM_FPE_FPE2_Pos) 
#define PWM_FPE_FPE2(value) ((PWM_FPE_FPE2_Msk & ((value) << PWM_FPE_FPE2_Pos)))
#define PWM_FPE_FPE3_Pos 24
#define PWM_FPE_FPE3_Msk (0xffu << PWM_FPE_FPE3_Pos) 
#define PWM_FPE_FPE3(value) ((PWM_FPE_FPE3_Msk & ((value) << PWM_FPE_FPE3_Pos)))
/* -------- PWM_ELMR[2] : (PWM Offset: 0x7C) PWM Event Line 0 Mode Register -------- */
#define PWM_ELMR_CSEL0 (0x1u << 0) 
#define PWM_ELMR_CSEL1 (0x1u << 1) 
#define PWM_ELMR_CSEL2 (0x1u << 2) 
#define PWM_ELMR_CSEL3 (0x1u << 3) 
#define PWM_ELMR_CSEL4 (0x1u << 4) 
#define PWM_ELMR_CSEL5 (0x1u << 5) 
#define PWM_ELMR_CSEL6 (0x1u << 6) 
#define PWM_ELMR_CSEL7 (0x1u << 7) 
/* -------- PWM_WPCR : (PWM Offset: 0xE4) PWM Write Protect Control Register -------- */
#define PWM_WPCR_WPCMD_Pos 0
#define PWM_WPCR_WPCMD_Msk (0x3u << PWM_WPCR_WPCMD_Pos) 
#define PWM_WPCR_WPCMD(value) ((PWM_WPCR_WPCMD_Msk & ((value) << PWM_WPCR_WPCMD_Pos)))
#define PWM_WPCR_WPRG0 (0x1u << 2) 
#define PWM_WPCR_WPRG1 (0x1u << 3) 
#define PWM_WPCR_WPRG2 (0x1u << 4) 
#define PWM_WPCR_WPRG3 (0x1u << 5) 
#define PWM_WPCR_WPRG4 (0x1u << 6) 
#define PWM_WPCR_WPRG5 (0x1u << 7) 
#define PWM_WPCR_WPKEY_Pos 8
#define PWM_WPCR_WPKEY_Msk (0xffffffu << PWM_WPCR_WPKEY_Pos) 
#define PWM_WPCR_WPKEY(value) ((PWM_WPCR_WPKEY_Msk & ((value) << PWM_WPCR_WPKEY_Pos)))
/* -------- PWM_WPSR : (PWM Offset: 0xE8) PWM Write Protect Status Register -------- */
#define PWM_WPSR_WPSWS0 (0x1u << 0) 
#define PWM_WPSR_WPSWS1 (0x1u << 1) 
#define PWM_WPSR_WPSWS2 (0x1u << 2) 
#define PWM_WPSR_WPSWS3 (0x1u << 3) 
#define PWM_WPSR_WPSWS4 (0x1u << 4) 
#define PWM_WPSR_WPSWS5 (0x1u << 5) 
#define PWM_WPSR_WPVS (0x1u << 7) 
#define PWM_WPSR_WPHWS0 (0x1u << 8) 
#define PWM_WPSR_WPHWS1 (0x1u << 9) 
#define PWM_WPSR_WPHWS2 (0x1u << 10) 
#define PWM_WPSR_WPHWS3 (0x1u << 11) 
#define PWM_WPSR_WPHWS4 (0x1u << 12) 
#define PWM_WPSR_WPHWS5 (0x1u << 13) 
#define PWM_WPSR_WPVSRC_Pos 16
#define PWM_WPSR_WPVSRC_Msk (0xffffu << PWM_WPSR_WPVSRC_Pos) 
/* -------- PWM_TPR : (PWM Offset: 0x108) Transmit Pointer Register -------- */
#define PWM_TPR_TXPTR_Pos 0
#define PWM_TPR_TXPTR_Msk (0xffffffffu << PWM_TPR_TXPTR_Pos) 
#define PWM_TPR_TXPTR(value) ((PWM_TPR_TXPTR_Msk & ((value) << PWM_TPR_TXPTR_Pos)))
/* -------- PWM_TCR : (PWM Offset: 0x10C) Transmit Counter Register -------- */
#define PWM_TCR_TXCTR_Pos 0
#define PWM_TCR_TXCTR_Msk (0xffffu << PWM_TCR_TXCTR_Pos) 
#define PWM_TCR_TXCTR(value) ((PWM_TCR_TXCTR_Msk & ((value) << PWM_TCR_TXCTR_Pos)))
/* -------- PWM_TNPR : (PWM Offset: 0x118) Transmit Next Pointer Register -------- */
#define PWM_TNPR_TXNPTR_Pos 0
#define PWM_TNPR_TXNPTR_Msk (0xffffffffu << PWM_TNPR_TXNPTR_Pos) 
#define PWM_TNPR_TXNPTR(value) ((PWM_TNPR_TXNPTR_Msk & ((value) << PWM_TNPR_TXNPTR_Pos)))
/* -------- PWM_TNCR : (PWM Offset: 0x11C) Transmit Next Counter Register -------- */
#define PWM_TNCR_TXNCTR_Pos 0
#define PWM_TNCR_TXNCTR_Msk (0xffffu << PWM_TNCR_TXNCTR_Pos) 
#define PWM_TNCR_TXNCTR(value) ((PWM_TNCR_TXNCTR_Msk & ((value) << PWM_TNCR_TXNCTR_Pos)))
/* -------- PWM_PTCR : (PWM Offset: 0x120) Transfer Control Register -------- */
#define PWM_PTCR_RXTEN (0x1u << 0) 
#define PWM_PTCR_RXTDIS (0x1u << 1) 
#define PWM_PTCR_TXTEN (0x1u << 8) 
#define PWM_PTCR_TXTDIS (0x1u << 9) 
/* -------- PWM_PTSR : (PWM Offset: 0x124) Transfer Status Register -------- */
#define PWM_PTSR_RXTEN (0x1u << 0) 
#define PWM_PTSR_TXTEN (0x1u << 8) 
/* -------- PWM_CMPV : (PWM Offset: N/A) PWM Comparison 0 Value Register -------- */
#define PWM_CMPV_CV_Pos 0
#define PWM_CMPV_CV_Msk (0xffffffu << PWM_CMPV_CV_Pos) 
#define PWM_CMPV_CV(value) ((PWM_CMPV_CV_Msk & ((value) << PWM_CMPV_CV_Pos)))
#define PWM_CMPV_CVM (0x1u << 24) 
/* -------- PWM_CMPVUPD : (PWM Offset: N/A) PWM Comparison 0 Value Update Register -------- */
#define PWM_CMPVUPD_CVUPD_Pos 0
#define PWM_CMPVUPD_CVUPD_Msk (0xffffffu << PWM_CMPVUPD_CVUPD_Pos) 
#define PWM_CMPVUPD_CVUPD(value) ((PWM_CMPVUPD_CVUPD_Msk & ((value) << PWM_CMPVUPD_CVUPD_Pos)))
#define PWM_CMPVUPD_CVMUPD (0x1u << 24) 
/* -------- PWM_CMPM : (PWM Offset: N/A) PWM Comparison 0 Mode Register -------- */
#define PWM_CMPM_CEN (0x1u << 0) 
#define PWM_CMPM_CTR_Pos 4
#define PWM_CMPM_CTR_Msk (0xfu << PWM_CMPM_CTR_Pos) 
#define PWM_CMPM_CTR(value) ((PWM_CMPM_CTR_Msk & ((value) << PWM_CMPM_CTR_Pos)))
#define PWM_CMPM_CPR_Pos 8
#define PWM_CMPM_CPR_Msk (0xfu << PWM_CMPM_CPR_Pos) 
#define PWM_CMPM_CPR(value) ((PWM_CMPM_CPR_Msk & ((value) << PWM_CMPM_CPR_Pos)))
#define PWM_CMPM_CPRCNT_Pos 12
#define PWM_CMPM_CPRCNT_Msk (0xfu << PWM_CMPM_CPRCNT_Pos) 
#define PWM_CMPM_CPRCNT(value) ((PWM_CMPM_CPRCNT_Msk & ((value) << PWM_CMPM_CPRCNT_Pos)))
#define PWM_CMPM_CUPR_Pos 16
#define PWM_CMPM_CUPR_Msk (0xfu << PWM_CMPM_CUPR_Pos) 
#define PWM_CMPM_CUPR(value) ((PWM_CMPM_CUPR_Msk & ((value) << PWM_CMPM_CUPR_Pos)))
#define PWM_CMPM_CUPRCNT_Pos 20
#define PWM_CMPM_CUPRCNT_Msk (0xfu << PWM_CMPM_CUPRCNT_Pos) 
#define PWM_CMPM_CUPRCNT(value) ((PWM_CMPM_CUPRCNT_Msk & ((value) << PWM_CMPM_CUPRCNT_Pos)))
/* -------- PWM_CMPMUPD : (PWM Offset: N/A) PWM Comparison 0 Mode Update Register -------- */
#define PWM_CMPMUPD_CENUPD (0x1u << 0) 
#define PWM_CMPMUPD_CTRUPD_Pos 4
#define PWM_CMPMUPD_CTRUPD_Msk (0xfu << PWM_CMPMUPD_CTRUPD_Pos) 
#define PWM_CMPMUPD_CTRUPD(value) ((PWM_CMPMUPD_CTRUPD_Msk & ((value) << PWM_CMPMUPD_CTRUPD_Pos)))
#define PWM_CMPMUPD_CPRUPD_Pos 8
#define PWM_CMPMUPD_CPRUPD_Msk (0xfu << PWM_CMPMUPD_CPRUPD_Pos) 
#define PWM_CMPMUPD_CPRUPD(value) ((PWM_CMPMUPD_CPRUPD_Msk & ((value) << PWM_CMPMUPD_CPRUPD_Pos)))
#define PWM_CMPMUPD_CUPRUPD_Pos 16
#define PWM_CMPMUPD_CUPRUPD_Msk (0xfu << PWM_CMPMUPD_CUPRUPD_Pos) 
#define PWM_CMPMUPD_CUPRUPD(value) ((PWM_CMPMUPD_CUPRUPD_Msk & ((value) << PWM_CMPMUPD_CUPRUPD_Pos)))
/* -------- PWM_CMR : (PWM Offset: N/A) PWM Channel Mode Register -------- */
#define PWM_CMR_CPRE_Pos 0
#define PWM_CMR_CPRE_Msk (0xfu << PWM_CMR_CPRE_Pos) 
#define   PWM_CMR_CPRE_MCK (0x0u << 0) 
#define   PWM_CMR_CPRE_MCK_DIV_2 (0x1u << 0) 
#define   PWM_CMR_CPRE_MCK_DIV_4 (0x2u << 0) 
#define   PWM_CMR_CPRE_MCK_DIV_8 (0x3u << 0) 
#define   PWM_CMR_CPRE_MCK_DIV_16 (0x4u << 0) 
#define   PWM_CMR_CPRE_MCK_DIV_32 (0x5u << 0) 
#define   PWM_CMR_CPRE_MCK_DIV_64 (0x6u << 0) 
#define   PWM_CMR_CPRE_MCK_DIV_128 (0x7u << 0) 
#define   PWM_CMR_CPRE_MCK_DIV_256 (0x8u << 0) 
#define   PWM_CMR_CPRE_MCK_DIV_512 (0x9u << 0) 
#define   PWM_CMR_CPRE_MCK_DIV_1024 (0xAu << 0) 
#define   PWM_CMR_CPRE_CLKA (0xBu << 0) 
#define   PWM_CMR_CPRE_CLKB (0xCu << 0) 
#define PWM_CMR_CALG (0x1u << 8) 
#define PWM_CMR_CPOL (0x1u << 9) 
#define PWM_CMR_CES (0x1u << 10) 
#define PWM_CMR_DTE (0x1u << 16) 
#define PWM_CMR_DTHI (0x1u << 17) 
#define PWM_CMR_DTLI (0x1u << 18) 
/* -------- PWM_CDTY : (PWM Offset: N/A) PWM Channel Duty Cycle Register -------- */
#define PWM_CDTY_CDTY_Pos 0
#define PWM_CDTY_CDTY_Msk (0xffffffu << PWM_CDTY_CDTY_Pos) 
#define PWM_CDTY_CDTY(value) ((PWM_CDTY_CDTY_Msk & ((value) << PWM_CDTY_CDTY_Pos)))
/* -------- PWM_CDTYUPD : (PWM Offset: N/A) PWM Channel Duty Cycle Update Register -------- */
#define PWM_CDTYUPD_CDTYUPD_Pos 0
#define PWM_CDTYUPD_CDTYUPD_Msk (0xffffffu << PWM_CDTYUPD_CDTYUPD_Pos) 
#define PWM_CDTYUPD_CDTYUPD(value) ((PWM_CDTYUPD_CDTYUPD_Msk & ((value) << PWM_CDTYUPD_CDTYUPD_Pos)))
/* -------- PWM_CPRD : (PWM Offset: N/A) PWM Channel Period Register -------- */
#define PWM_CPRD_CPRD_Pos 0
#define PWM_CPRD_CPRD_Msk (0xffffffu << PWM_CPRD_CPRD_Pos) 
#define PWM_CPRD_CPRD(value) ((PWM_CPRD_CPRD_Msk & ((value) << PWM_CPRD_CPRD_Pos)))
/* -------- PWM_CPRDUPD : (PWM Offset: N/A) PWM Channel Period Update Register -------- */
#define PWM_CPRDUPD_CPRDUPD_Pos 0
#define PWM_CPRDUPD_CPRDUPD_Msk (0xffffffu << PWM_CPRDUPD_CPRDUPD_Pos) 
#define PWM_CPRDUPD_CPRDUPD(value) ((PWM_CPRDUPD_CPRDUPD_Msk & ((value) << PWM_CPRDUPD_CPRDUPD_Pos)))
/* -------- PWM_CCNT : (PWM Offset: N/A) PWM Channel Counter Register -------- */
#define PWM_CCNT_CNT_Pos 0
#define PWM_CCNT_CNT_Msk (0xffffffu << PWM_CCNT_CNT_Pos) 
/* -------- PWM_DT : (PWM Offset: N/A) PWM Channel Dead Time Register -------- */
#define PWM_DT_DTH_Pos 0
#define PWM_DT_DTH_Msk (0xffffu << PWM_DT_DTH_Pos) 
#define PWM_DT_DTH(value) ((PWM_DT_DTH_Msk & ((value) << PWM_DT_DTH_Pos)))
#define PWM_DT_DTL_Pos 16
#define PWM_DT_DTL_Msk (0xffffu << PWM_DT_DTL_Pos) 
#define PWM_DT_DTL(value) ((PWM_DT_DTL_Msk & ((value) << PWM_DT_DTL_Pos)))
/* -------- PWM_DTUPD : (PWM Offset: N/A) PWM Channel Dead Time Update Register -------- */
#define PWM_DTUPD_DTHUPD_Pos 0
#define PWM_DTUPD_DTHUPD_Msk (0xffffu << PWM_DTUPD_DTHUPD_Pos) 
#define PWM_DTUPD_DTHUPD(value) ((PWM_DTUPD_DTHUPD_Msk & ((value) << PWM_DTUPD_DTHUPD_Pos)))
#define PWM_DTUPD_DTLUPD_Pos 16
#define PWM_DTUPD_DTLUPD_Msk (0xffffu << PWM_DTUPD_DTLUPD_Pos) 
#define PWM_DTUPD_DTLUPD(value) ((PWM_DTUPD_DTLUPD_Msk & ((value) << PWM_DTUPD_DTLUPD_Pos)))

#endif /* _SAM3U_PWM_COMPONENT_ */