|
#define | HSMCI ((Hsmci *)0x40000000U) |
| (HSMCI ) Base Address
|
|
#define | PDC_HSMCI ((Pdc *)0x40000100U) |
| (PDC_HSMCI ) Base Address
|
|
#define | SSC ((Ssc *)0x40004000U) |
| (SSC ) Base Address
|
|
#define | PDC_SSC ((Pdc *)0x40004100U) |
| (PDC_SSC ) Base Address
|
|
#define | SPI ((Spi *)0x40008000U) |
| (SPI ) Base Address
|
|
#define | PDC_SPI ((Pdc *)0x40008100U) |
| (PDC_SPI ) Base Address
|
|
#define | TC0 ((Tc *)0x40010000U) |
| (TC0 ) Base Address
|
|
#define | TC1 ((Tc *)0x40014000U) |
| (TC1 ) Base Address
|
|
#define | TWI0 ((Twi *)0x40018000U) |
| (TWI0 ) Base Address
|
|
#define | PDC_TWI0 ((Pdc *)0x40018100U) |
| (PDC_TWI0 ) Base Address
|
|
#define | TWI1 ((Twi *)0x4001C000U) |
| (TWI1 ) Base Address
|
|
#define | PDC_TWI1 ((Pdc *)0x4001C100U) |
| (PDC_TWI1 ) Base Address
|
|
#define | PWM ((Pwm *)0x40020000U) |
| (PWM ) Base Address
|
|
#define | PDC_PWM ((Pdc *)0x40020100U) |
| (PDC_PWM ) Base Address
|
|
#define | USART0 ((Usart *)0x40024000U) |
| (USART0 ) Base Address
|
|
#define | PDC_USART0 ((Pdc *)0x40024100U) |
| (PDC_USART0) Base Address
|
|
#define | USART1 ((Usart *)0x40028000U) |
| (USART1 ) Base Address
|
|
#define | PDC_USART1 ((Pdc *)0x40028100U) |
| (PDC_USART1) Base Address
|
|
#define | UDP ((Udp *)0x40034000U) |
| (UDP ) Base Address
|
|
#define | ADC ((Adc *)0x40038000U) |
| (ADC ) Base Address
|
|
#define | PDC_ADC ((Pdc *)0x40038100U) |
| (PDC_ADC ) Base Address
|
|
#define | DACC ((Dacc *)0x4003C000U) |
| (DACC ) Base Address
|
|
#define | PDC_DACC ((Pdc *)0x4003C100U) |
| (PDC_DACC ) Base Address
|
|
#define | ACC ((Acc *)0x40040000U) |
| (ACC ) Base Address
|
|
#define | CRCCU ((Crccu *)0x40044000U) |
| (CRCCU ) Base Address
|
|
#define | SMC ((Smc *)0x400E0000U) |
| (SMC ) Base Address
|
|
#define | MATRIX ((Matrix *)0x400E0200U) |
| (MATRIX ) Base Address
|
|
#define | PMC ((Pmc *)0x400E0400U) |
| (PMC ) Base Address
|
|
#define | UART0 ((Uart *)0x400E0600U) |
| (UART0 ) Base Address
|
|
#define | PDC_UART0 ((Pdc *)0x400E0700U) |
| (PDC_UART0 ) Base Address
|
|
#define | CHIPID ((Chipid *)0x400E0740U) |
| (CHIPID ) Base Address
|
|
#define | UART1 ((Uart *)0x400E0800U) |
| (UART1 ) Base Address
|
|
#define | PDC_UART1 ((Pdc *)0x400E0900U) |
| (PDC_UART1 ) Base Address
|
|
#define | EFC ((Efc *)0x400E0A00U) |
| (EFC ) Base Address
|
|
#define | PIOA ((Pio *)0x400E0E00U) |
| (PIOA ) Base Address
|
|
#define | PDC_PIOA ((Pdc *)0x400E0F68U) |
| (PDC_PIOA ) Base Address
|
|
#define | PIOB ((Pio *)0x400E1000U) |
| (PIOB ) Base Address
|
|
#define | PIOC ((Pio *)0x400E1200U) |
| (PIOC ) Base Address
|
|
#define | RSTC ((Rstc *)0x400E1400U) |
| (RSTC ) Base Address
|
|
#define | SUPC ((Supc *)0x400E1410U) |
| (SUPC ) Base Address
|
|
#define | RTT ((Rtt *)0x400E1430U) |
| (RTT ) Base Address
|
|
#define | WDT ((Wdt *)0x400E1450U) |
| (WDT ) Base Address
|
|
#define | RTC ((Rtc *)0x400E1460U) |
| (RTC ) Base Address
|
|
#define | GPBR ((Gpbr *)0x400E1490U) |
| (GPBR ) Base Address
|
|