|
|
#define | HSMCI ((Hsmci *)0x40000000U) |
| | (HSMCI ) Base Address
|
| |
|
#define | SSC ((Ssc *)0x40004000U) |
| | (SSC ) Base Address
|
| |
|
#define | SPI0 ((Spi *)0x40008000U) |
| | (SPI0 ) Base Address
|
| |
|
#define | SPI1 ((Spi *)0x4000C000U) |
| | (SPI1 ) Base Address
|
| |
|
#define | TC0 ((Tc *)0x40080000U) |
| | (TC0 ) Base Address
|
| |
|
#define | TC1 ((Tc *)0x40084000U) |
| | (TC1 ) Base Address
|
| |
|
#define | TC2 ((Tc *)0x40088000U) |
| | (TC2 ) Base Address
|
| |
|
#define | TWI0 ((Twi *)0x4008C000U) |
| | (TWI0 ) Base Address
|
| |
|
#define | PDC_TWI0 ((Pdc *)0x4008C100U) |
| | (PDC_TWI0 ) Base Address
|
| |
|
#define | TWI1 ((Twi *)0x40090000U) |
| | (TWI1 ) Base Address
|
| |
|
#define | PDC_TWI1 ((Pdc *)0x40090100U) |
| | (PDC_TWI1 ) Base Address
|
| |
|
#define | PWM ((Pwm *)0x40094000U) |
| | (PWM ) Base Address
|
| |
|
#define | PDC_PWM ((Pdc *)0x40094100U) |
| | (PDC_PWM ) Base Address
|
| |
|
#define | USART0 ((Usart *)0x40098000U) |
| | (USART0 ) Base Address
|
| |
|
#define | PDC_USART0 ((Pdc *)0x40098100U) |
| | (PDC_USART0) Base Address
|
| |
|
#define | USART1 ((Usart *)0x4009C000U) |
| | (USART1 ) Base Address
|
| |
|
#define | PDC_USART1 ((Pdc *)0x4009C100U) |
| | (PDC_USART1) Base Address
|
| |
|
#define | USART2 ((Usart *)0x400A0000U) |
| | (USART2 ) Base Address
|
| |
|
#define | PDC_USART2 ((Pdc *)0x400A0100U) |
| | (PDC_USART2) Base Address
|
| |
|
#define | USART3 ((Usart *)0x400A4000U) |
| | (USART3 ) Base Address
|
| |
|
#define | PDC_USART3 ((Pdc *)0x400A4100U) |
| | (PDC_USART3) Base Address
|
| |
|
#define | UOTGHS ((Uotghs *)0x400AC000U) |
| | (UOTGHS ) Base Address
|
| |
|
#define | EMAC ((Emac *)0x400B0000U) |
| | (EMAC ) Base Address
|
| |
|
#define | CAN0 ((Can *)0x400B4000U) |
| | (CAN0 ) Base Address
|
| |
|
#define | CAN1 ((Can *)0x400B8000U) |
| | (CAN1 ) Base Address
|
| |
|
#define | TRNG ((Trng *)0x400BC000U) |
| | (TRNG ) Base Address
|
| |
|
#define | ADC ((Adc *)0x400C0000U) |
| | (ADC ) Base Address
|
| |
|
#define | PDC_ADC ((Pdc *)0x400C0100U) |
| | (PDC_ADC ) Base Address
|
| |
|
#define | DMAC ((Dmac *)0x400C4000U) |
| | (DMAC ) Base Address
|
| |
|
#define | DACC ((Dacc *)0x400C8000U) |
| | (DACC ) Base Address
|
| |
|
#define | PDC_DACC ((Pdc *)0x400C8100U) |
| | (PDC_DACC ) Base Address
|
| |
|
#define | SMC ((Smc *)0x400E0000U) |
| | (SMC ) Base Address
|
| |
|
#define | SDRAMC ((Sdramc *)0x400E0200U) |
| | (SDRAMC ) Base Address
|
| |
|
#define | MATRIX ((Matrix *)0x400E0400U) |
| | (MATRIX ) Base Address
|
| |
|
#define | PMC ((Pmc *)0x400E0600U) |
| | (PMC ) Base Address
|
| |
|
#define | UART ((Uart *)0x400E0800U) |
| | (UART ) Base Address
|
| |
|
#define | PDC_UART ((Pdc *)0x400E0900U) |
| | (PDC_UART ) Base Address
|
| |
|
#define | CHIPID ((Chipid *)0x400E0940U) |
| | (CHIPID ) Base Address
|
| |
|
#define | EFC0 ((Efc *)0x400E0A00U) |
| | (EFC0 ) Base Address
|
| |
|
#define | EFC1 ((Efc *)0x400E0C00U) |
| | (EFC1 ) Base Address
|
| |
|
#define | PIOA ((Pio *)0x400E0E00U) |
| | (PIOA ) Base Address
|
| |
|
#define | PIOB ((Pio *)0x400E1000U) |
| | (PIOB ) Base Address
|
| |
|
#define | PIOC ((Pio *)0x400E1200U) |
| | (PIOC ) Base Address
|
| |
|
#define | PIOD ((Pio *)0x400E1400U) |
| | (PIOD ) Base Address
|
| |
|
#define | PIOE ((Pio *)0x400E1600U) |
| | (PIOE ) Base Address
|
| |
|
#define | PIOF ((Pio *)0x400E1800U) |
| | (PIOF ) Base Address
|
| |
|
#define | RSTC ((Rstc *)0x400E1A00U) |
| | (RSTC ) Base Address
|
| |
|
#define | SUPC ((Supc *)0x400E1A10U) |
| | (SUPC ) Base Address
|
| |
|
#define | RTT ((Rtt *)0x400E1A30U) |
| | (RTT ) Base Address
|
| |
|
#define | WDT ((Wdt *)0x400E1A50U) |
| | (WDT ) Base Address
|
| |
|
#define | RTC ((Rtc *)0x400E1A60U) |
| | (RTC ) Base Address
|
| |
|
#define | GPBR ((Gpbr *)0x400E1A90U) |
| | (GPBR ) Base Address
|
| |
1.8.11 
